

3-wire Serial EEPROMs 1K/2K/4K HM93C46/56/66

FEATURES:

H&M 华之美半导体

SEMI www.hmsemi.com

- Internally organized as 128 x 8 or 64 x 16(1K), 256 x 8 or 128 x 16 (2K), 512 x 8 or 256 x 16 (4K)
- Wide-voltage range operation
 0 1.8V-5.5 V
- 3-wire serial interface bus
- Data retention: 100 years


DESCRIPTION

- High endurance: 1,000,000 Write Cycles
- 2 MHz (5V) clock rate
- Sequential read operation
- Self-timed write cycle (10ms max)
- 8-pin PDIP, 8-pin JEDEC SOIC, and 8pin TSSOP Packages

FS-RANK Technology's HM93C family provides 1K, 2K and 4K of serial electrically erasable and programmable read-only memory (EEPROM). The wide Vdd range allows for low-voltage operation down to 1.8V and up to 5.5V. The device, fabricated using traditional CMOS EEPROM technology, is optimized for many industrial and commercial applications where lowvoltage and low-power operation is essential. The HM93C46/56/66 is available in 8-pin PDIP, 8-pin JEDEC SOIC, and 8-pin TSSOP packages and is accessed via a 3-wire serial interface.

Figure 1. Pin Configurations

8-pin PDIP/TSSOP/SOIC




Pin Name	Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
Vcc	Power Supply
ORG	Internal
	Organization
NC	No Connect

ABSOLUTE MAXIMUM RATINGS

Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with	
Respect to Ground	- 1.0V to Vcc + 7.0V
Maximum Operating Voltage	6.25V
DC Output Current	

Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 2. Block Diagram



Notes

1. The ORG pin is used to select between x8 and x16 mode. When the pin is connected to Vcc, x16 mode is selected. Otherwise, the ORG pin should be grounded in order to select x8 mode.

The interface for the HM93C46/56/66 is accessed through four different signals: Chip Select (CS), Data Input (DI), Data Output (DO), and Serial Data Clock (SK). The Chip Select (CS) signal must be pulled high before issuing a command through the Data Input (DI) pin. The Serial Data Clock (SK) signal is used in conjunction with the Data Input (DI) pin.

PIN CAPACITANCE

over recommended operating range from	T <u>A</u> = 25°C,	f = 1.0 MH	z, Vcc = +5.0V
Test Condition	Max	Units	Condition
Dutput Capacitance (DO)	5	pF	Vout = 0V
nput Capacitance (CK, SK, DI)	5	pF	$V_{IN} = 0V$
r r	Cest Condition Dutput Capacitance (DO) nput Capacitance (CK, SK, DI)	Cest ConditionMaxDutput Capacitance (DO)5nput Capacitance (CK, SK, DI)5	Dutput Capacitance (DO) 5 pF

Note: 1. This parameter is characterized and not 100% tested.

DC CHARACTERISTICS

Applicable over recommended operating range from:

 T_{AMB} = -40°C to +85°C, Vcc = +1.8V to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
V _{CC1}	Supply Voltage		1.8	1.	5.5	V
V _{CC2}	Supply Voltage		2.7	i	5.5	V
V _{CC3}	Supply Voltage		4.5	1	5.5	V
Icc	Supply Current V _{cc} = 5.0V	READ at 1 MHz		0.5	2.0	mA
lcc	Supply Current Vcc = 5.0V	WRITE at 1 MHz		0.5	2.0	mA
I _{SB1}	Standby Current Vcc = 1.8V	CS = 0V	1:	0	0.1	μA
I _{SB2}	Standby Current Vcc = 2.7V	CS = 0V		6.0	10.0	μA
I _{SB3}	Standby Current Vcc = 5.0V	CS = 0V	-	17	30	μA
I _{LI}	Input Leakage Current	$V_{IN} = 0V$ to V_{CC}	-	0.1	3.0	μA
LO	Output Leakage Current	$V_{IN} = 0V$ to V_{CC}	-	0.1	3.0	μA
V _{IL1} ⁽¹⁾ V _{IH1} ⁽¹⁾	Input Low Level Input High Level	2.7V < V _{cc} < 5.5V	-0.6 2.0		0.8 Vcc + 1	V
V _{IL2} ⁽¹⁾ V _{IH2} ⁽¹⁾	Input Low Level Input High Level	1.8V < V _{cc} < 2.7V	-0.6 Vcc x 0.7		Vccx0.3 Vcc + 1	V
V _{OL1} V _{Oh1}	Output Low Level Output High Level	2.7V < V _{CC} < 5.5V; I _{OL} = 2.1mA I _{OH} = -0.4mA	2.4		0.4	V
V _{OL2} V _{OH2}	Output Low Level Output High Level	$1.8V < V_{CC} < 2.7V; I_{OL} = 0.15 \text{ mA}$ $I_{OH} = -100 \mu \text{A}$	Vcc – 0.2		0.2	V

Note: 1. VIL and VIH max are reference only and are not tested.

AC CHARACTERISTICS

Applicable over recommended operating range from:

 T_{AMB} = -40°C to +85°C, Vcc = As specified, CL = 1 TTL Gate & 100pF (unless otherwise noted).

Symbol	Parameter	Test Cond	dition	Min	Тур	Max	Units
fsк	Clock Frequency,	4.5V < Vcc	< 5.5V	0		2	MHz
	SK	2.7V < Voc	< 5.5V	0		1	
	2	$1.8V < V_{cc}$		0		0.25	
tekh	SK High Time	4.5V < Voc		250		-	ns
		$2.7V < V_{cc}$		250			042200
		1.8V < Vcc		1000			
teki.	SK Low Time	4.5V < Voc		250		· · · · · ·	ns
		2.7V < Vcc		250			
_		1.8V < Voc		1000			
tes	Minimum CS Low	4.5V < Vcc		250			ns
1999 C	Time	2.7V < Vot	< 5.5V	250			
	9.4.6281.97	1.8V < Voc	< 5.5V	1000			
tcss	CS Setup Time	Relative	4.5V < Vcc < 5.5V	50		· · · · ·	ns
	WARD WARD POINTS	to SK	2.7V < V _{cc} < 5.5V	50			10000
	and the second		1.8V < Vcc < 5.5V	200			
tois	DI Setup Time	Relative	4.5V < Voc < 5.5V	100			ns
		to SK	2.7V < Voc < 5.5V	100			
<u> </u>	2	and F102050	1.8V < Vcc < 5.5V	400			5
t _{CSH}	CS Hold Time	Relative		0			ns
Provent and a second se	and the second second second	to SK		12 10		-	1249
toiH	DI Hold Time	Relative	4.5V < V _{cc} < 5.5V	100			ns
See.		to SK	2.7V < Voc < 5.5V	100			
			1.8V < V _{cc} < 5.5V	400		· · · ·	
tep1	Output Delay to	AC Test	4.5V < V _{CC} < 5.5V			250	ns
1000	-1-		2.7V < Vcc < 5.5V			250	10000
	and the second second second	and the second second	1.8V < Vec < 5.5V	1		1000	
t _{PD0}	Output Delay to	AC Test	4.5V < V _{cc} < 5.5V			250	ns
	"O"		2.7V < Voc < 5.5V			250	
	19 ¹⁶		$1.8V < V_{cc} < 5.5V$	8 Va		1000	-
tev	CS to Status Valid	AC Test	4.5V < V _{cc} < 5.5V			250	ns
(380)	a, Conton 116/00 500/08/30	100000000000	2.7V < Voc < 5.5V			250	12150
			1.8V < Vcc < 5.5V			1000	
tor	CS to DO in High	AC Test	4.5V < V _{cc} < 5.5V			100	ns
	Impedance	CS = VIL	2.7V < Vcc < 5.5V			100	
			$1.8V < V_{CC} < 5.5V$		_	400	
twp.	Write Cycle Time		4.5V < V _{cc} < 5.5V		3	10	ms
Endurance (1)	5.0V, 25°C			1M			Write Cycles

Note: 1. This parameter is characterized and not 100% tested.

Instruction	SB	Op	Address		Data		Comments
		Code	X8	X16	X8	X16	
READ	1	10	$A_6 - A_0$	$A_5 - A_0$			Reads data stored at specified memory location.
EWEN	1	00	11 xxxxx	11xxxx			Write enable command (must be issued before any erase or write operation).
ERASE	1	11	$A_6 - A_0$	$A_s - A_o$			Erases memory location $A_{a} - A_{a}$
WRITE	1	01	$A_6 - A_0$	$A_{s} - A_{o}$	$D_7 - D_0$	$D_{15} - D_{0}$	Writes to memory location $A_n - A_n$
ERAL	1	00	10xxxxx	10xxxx			Erases all memory locations. Valid only at $Vcc = 4.5V$ to 5.5V
WRAL 1		00	01 xxxxx	01xxxx	$D_7 - D_0$	$D_{15} - D_0$	Writes all memory locations. Valid only at Vcc = 4.5V to 5.5V
EWDS	1	00	00xxxxx	00xxxx			Disables all erase or write instructions

INSTRUCTION SET FOR THE HM93C46

Note: The X's in the address field represent don't care values and must be clocked.

INSTRUCTION SET FOR THE HM93C56/66

Instruction	SB	Op	Address		Data		Comments
		Code	X8	X16	X8	X16	
READ	1	10	$A_8 - A_0$	A7 – A0			Reads data stored at specified memory location.
EWEN	1	00	11xxxxxxx	11xxxxxx			Write enable command (must be issued before any erase or write operation).
ERASE	1	11	$A_8 - A_0$	$A_7 - A_0$			Erase memory location $A_n - A_0$
WRITE	1	01	$A_8 - \overline{A_0}$	$A_7 - A_0$	$D_7 - D_0$	$D_{15} - D_0$	Writes memory location $A_n - A_0$
ERAL	1	00	10xxxxxxx	10xxxxxx			Erases all memory locations. Valid only at Vcc = 4.5V to 5.5V
WRAL 1		00	01 xxxxxxx	01xxxxxx	D7 – D0	D15 – D0	Writes all memory locations. Valid only at Vcc = $4.5V$ to $5.5V$.
EWDS	1	00	00xxxxxxx	00xxxxxx			Disables all erase or write instructions

Note: The X's in the address field represent don't care values and must be clocked.

FUNCTIONAL DESCRIPTION

The HM93C46/56/66 supports 7 different instructions, which must be clocked serially using the CS, SK and DI pins. Before sending each of these instructions, the CS pin must first be pulled high followed by a START bit (logic '1'). The next sequence includes a 2-bit Op Code and usually an 8 or 16-bit address. The next description describes the various functions in the chip.

READ (**READ**): The Read (READ) instruction includes the Op Code ("10") followed by the memory address location to be read. After the instruction and address is sent, the data from the memory location can be clocked out using the serial output pin DO. The data changes on the rising edge of the clock, so the falling edge can be used to strobe the output.

Note that during shifting the last address bit, the DO pin is a dummy bit (logic "0").

ERASE/WRITE (EWEN): When the chip is first powered-on, no erase or write instructions can be issued. Only when the Erase/Write Enable (EWEN) instruction is sent will the system be allowed to write to the chip. The EWEN command only needs to be issued once after being powered-on. To disable the chip again, the Erase/Write Disable (EWDS) command can be used.

ERASE (**ERASE**): The Erase (ERASE) instruction clears the designated memory location to a logical '1' state. After the Op Code and address location is inputted, the chip will enter into an erase cycle. When the cycle completes, the chip will automatically enter into standby mode.

WRITE (**WRITE**): The Write (WRITE) instruction is used to write to a specific memory location. If word mode (x16) is selected, then 16 bits of data will be written into the location. If byte mode (x8) is chosen, then 8 bits of data will be written into the location. The write cycle will begin automatically after the 8 or 16 bits are shifted into the chip.

ERASE ALL (**ERAL**): The Erase All (ERAL) instruction is primarily used for testing purposes and only functions when Vcc=4.5 V to 5.5 V. This instruction will clear the entire memory array to '1'.

WRITE ALL (**WRAL**): The Write All (WRAL) instruction will program the entire memory array according to the 8 or 16-bit data pattern provided. The instruction will only be valid when Vcc=4.5 V to 5.5 V.

ERASE/WRITE DISABLE (EWDS): The Erase/Write Disable (EWDS) instruction blocks any kind of erase or program operations from modifying the contents of the memory array. This instruction should be executed after erasing or programming to prevent accidental data loss.

Note also that the READ instruction will operate regardless of whether the chip is disabled from program and write operations.




Ready/Busy

To determine whether the chip has completed an erase or write operation, the CS signal can be pulled LOW for a minimum of 250 ns (t_{cs}) and then pulled back HIGH to enter Ready/Busy mode. If the chip is currently in the programming cycle, twp, then the DO pin will go low (logical "0"). When the write cycle completes, the DO pin is pulled high (logical "1") to indicate that the part can receive another instruction. Note that the Ready/Busy polling cannot be done if the chip has already finished and returned back to standby mode.

TIMING DIAGRAMS

Synchronous Data Timing



Note (1): This is the minimum SK period.


Organization Key for Timing Diagrams

I/O	93	C46(1K)	93	C56(2K)		93 C66(4K)
	X8	X16	X8	X16	X8	X16
AN	Ae	A ₅	A ₈ ⁽¹⁾	A7(2)	A ₈	A ₇
DN	D ₇	D ₁₅	D ₇	D15	D ₇	D15


A₈ is a DON'T CARE value, but the extra clock is required.
 A₇ is a DON'T CARE value, but the extra clock is required.

H&M 华之美半导体 SEMI www.hmsemi.com

READ TIMING




EWEN TIMING




EWDS TIMING


H&M 华之美半导体 SEMI www.hmsemi.com



WRITE TIMING




WRAL TIMING⁽¹⁾




(1) Valid only at Vcc = 4.5V to 5.5V

ERASE TIMING

H&M 华之美半导体 SEMI www.hmsemi.com



ERAL TIMING¹⁾



(1) Valid only at Vcc = 4.5V to 5.5V



HM93C46 Ordering Information

Ordering Code	Package	Operating Ranges
HM93C46 – PI	P	Industrial
HM93C46 – SI	S	(-40°C to +85°C)
HM93C46 – TI	T	

HM93C56 Ordering Information

0		
Ordering Code	Package	Operating Ranges
HM93C56 – PI	P	Industrial
HM93C56 – SI	S	(-40°C to +85°C)
HM93C56 – TI	Т	


HM93C66 Ordering Information

Ordering Code	Package	Operating Ranges
HM93C66 – PI	Р	Industrial
HM93C66 – SI	S	(-40°C to +85°C)
HM93C66 – TI	Т	

	Package Type
Р	8-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP)
S	8-pin, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
Т	8-pin, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)





PRODUCT ORDERING INFORMATION



PACKAGING INFORMATION

8-pin SOIC






TITLE NAME	8L SOIC MATRIX PACKAGE OUTLINE DRAWING					
SCALE: 9:1	DATE	TOL	MAT'L: N/A			
DWG:			SURF.FIN: N/A HARDNESS: N/A			
CHKD:		XX N/A XXX N/A XXXX N/A xXXX N/A angle N/A fran N/A				
APPD.		iangle N/A frao N/A	Drawing	# P0-S0-8-001	REV	
		1 OF 1	REF.	N/A	F	

H&M 华之美半导体 SEMI www.hmsemi.com

HM93C46/56/66

8-pin PDIP




Note:

- 1. All package dimensions do not include mold flash. Mold flash shall not exceed 5 mils.
- 2. Lead dimensions does not include protrusions. Lead protrusions does not exceed 10 mils and lead intrusion is not allowed.
- 3. All dimensions are in inches.

8-pin TSSOP

H&M 华之美半导体 SEMI www.hmsemi.com



H&M 华之美半导体 SEMI www.hmsemi.com

HM93C46/56/66

SYMBOL .	DIMENSION JEDISC STANDARD							
	MON.	NOM.	MAY.	MIN.	NOM.	MAX.		
	A	-	-	1,20		-	0.0472	
AL	0.05	-	0.15	0.0020	-	0.0059		
A2	0.80	1.00	1.05	0.0315	0.0394	0.0413		
b	0.19		0.30	0.0075		0.0118		
M.	0.19	0.22	0.25	0.0075	0.0087	0.0098		
c	0.09	-	0.20	0.0035	-	0.0079		
cl	0.09	-	0.18	0.0035		0.0063		
D	2.90	3.00	3.10	0.1142	0.1181	0.1220		
а e	0.65 BSC			0.0256 BSC				
I.	6.4 BSC			0.2520 BSC				
21	4.30	4.40	4.50	0.1693	0.1732	0.1772		
1	0.45	0.60	0.75	0.0177	0.0235	0.0295		
01	9	-1	B	0	0 4 1	1		
62	12"85			12.883				
nex.	0.10			D.4159				

TITLE NAME	8L TSSOP PACKAGE OUTLINE DRAWING					
SCALE: 10:1 DWG: CHKD: APPD:	DATE	N/A	MAT'L: N/A SURF.FIN: N/A HARDNESS: N/A DG NO PO-TS-8-001 RE			
		1 OF 1	REF.	N/A	В	