

### **Features**

- High Efficiency: Up to 96%
- 2.5V to 5.5V Input Voltage Range
- 1.2/2.4MHz Constant Frequency Operation
- No Schottky Diode Required
- Low Dropout Operation:100% Duty Cycle
- PFM Mode for High Efficiency in Light Load
- Max Output Current:2A

- Over temperature Protected
- Low Quiescent Current: 40µA
- Short Circuit Protection
- Over Voltage Protection
- Inrush Current Limit and Soft Start
- Available in SOT23-5 Package

## **Applications**

- Cellular and Smart Phones
- Wireless and DSL Modems
- PDAs


- Portable Instruments
- Digital Still and Video Cameras
- PC Cards

### **General Description**

The ÂPT H ŒÓ is a high-efficiency monolithic synchronous buck regulator using a constant frequency, current mode architecture. The device is available in an adjustable version. Supply current with no load is 40uA and drops to <1uA in shutdown. The 2.5V to 5.5V input voltage range makes the ÂPT H ŒÓ ideally suited for single Li-lon battery powered applications. 100% duty cycle provides low dropout operation, extending battery life in portable systems. PWM/PFM mode operation

provides very low output ripple voltage for noise sensitive applications. Switching frequency is internally set at 1.2/2.4 MHz, allowing the use of small surface mount inductors and capacitors. Low output voltages are easily supported with the 0.6 V feedback reference voltage. The APTH GEÓ is offered in a low profile (1mm) 5-pin, thin SOT package, and is available in an adjustable version.

### **Typical Application**



## **Functional Block Diagram**





Figure 1.PT H G€Ó Block Diagram

## **Pin Description**

PIN	NAME	FUNCTION
1	EN	Chip Enable Pin. Drive EN above 1.5V to turn on the part.  Drive EN below 0.3V to turn it off. Do not leave EN floating.
2	GND	Ground Pin
3	SW	Power Switch Output. It is the switch node connection to Inductor. This pin connects to the drains of the internal P-ch and N-ch MOSFET switches.
4	VIN	Power Supply Input. Must be closely decoupled to GND with a 10µF or greater ceramic capacitor.
5	FB	Output Voltage Feedback Pin. An internal resistive divider divides the output voltage down for comparison to the internal reference voltage.



## Package/order Information



(SOT23-5)

# Absolute Maximum Ratings (Note 1)

Input Supply Voltage ·····	
Operating Temperature Range	
EN, FB Voltages	-0.3V to 6.0V
Junction Temperature <sup>(Note2)</sup>	······ 125°C
SW Voltage	·····-0.3V to (Vin+0.3V)
Storage Temperature Range ·····	65°C to 150°C
Peak SW Sink and Source Current	·····3 A
Lead Temperature(Soldering,10s)	+300℃

## **Electrical Charcteristics** (Note 3)

(VIN=VEN=3.6V, TA = 25°C, unless otherwise noted.)

Parameter	Conditions	MIN	TYP	MAX	unit	
Input Voltage Range		2.5		5.5	V	
OVP Threshold			6		V	
UVLO Threshold			2.4		V	
	FB = 90%, Iload=0mA		150	300	μΑ	
Input DC Supply Current	FB= 105%, Iload=0mA		40	70	μΑ	
	VEN = 0V, VIN=4.2V		0.1	1.0	μΑ	
Regulated Feedback Voltage	TA = 25° C	0.588	0.600	0.612	V	
Reference Voltage Line Regulation	Vin = 2.5V to 6.0V		0.04	0.40	%/V	
Output Voltage Line Regulation	VIN = 2.5V to 6.0V		0.04	0.4	%	
Output Voltage Load Regulation			0.5		%	
0 31.6			1.2			
Oscillation Frequency			2.4		MHz	
On Resistance of PMOS	ISW=100mA		0.1		Ω	




ON Resistance of NMOS	ISW=-100mA		0.08		Ω
Peak Current Limit	VIN= 3.6V, FB=90%	2.8			А
EN Threshold		0.30	1.0	1.50	V
EN Leakage Current			±0.01	±1.0	μΑ
SW Leakage Current	VEN=0V,V <sub>IN</sub> =Vsw=5V		±0.01	±1.0	μΑ
Thermal Shutdown			160		$^{\circ}$

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: TJ is calculated from the ambient temperature TA and power dissipation PD according to the following formula:  $TJ = TA + (PD) \times (250^{\circ} C/W)$ .

Note3: 100% production test at +25° C. Specifications over the temperature range are guaranteed by design and characterization.

### **Marking Information**



The major marks: 082SY.

Remark If there are other requirements, please contact our sales office.

### Operation

The ÂPT H G€Ó uses a constant frequency, current mode step-down architecture. Both the main (P-channel MOSFET) and synchronous (N-channel MOSFET) switches are internal. During normal operation, the internal top power MOSFET is turned on each cycle when the oscillator sets the RS latch, and turned off when the current comparator, ICOMP, resets the RS latch. The peak inductor current at which ICOMP resets the RS latch, is controlled by the output of error amplifier EA. When the

load current increases, it causes a slight decrease in the feedback voltage, FB, relative to the 0.6V reference, which in turn, causes the EA amplifier 's output voltage to increase until the average inductor current matches the new load current. While the top MOSFET is off, the bottom MOSFET is turned on until either the inductor current starts to reverse, as indicated by the current reversal comparator IRCMP, or the beginning of the next clock cycle.

## J O 5642D

# 2A Synchronous Step-Down Converter

### **Applications Information**

#### **Setting the Output Voltage**

In the adjustable version, the output voltage is set by a resistive divider according to the following formula:

$$R_{2} = \frac{R_{1}}{V_{out} / V_{FB} - 1}$$

The external resistive divider is connected to the output, allowing remote voltage sensing as shown in on page 1.

#### Inductor Selection

For most designs, the ÆTH ŒÓ operates with inductors of 1μH to 4.7μH. Low inductance values are physically smaller but require faster switching, which results in some efficiency loss. The inductor value can be derived from the following equation:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}}$$

Where  $\Delta I_L$  is inductor Ripple Current. Large value inductors result in lower ripple current and small value inductors result in high ripple current. For optimum voltage-positioning load transients, choose an inductor with DC series resistance in the  $50 \mathrm{m}\Omega$  to  $150 \mathrm{m}\Omega$  range.

#### **Input Capacitor Selection**

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the ÂPT H G€Ó's control loop does not depend on the output capacitor's

ESR for stable operation, ceramic capacitors can be used freely to achieve very low output ripple and small circuit size. However, care must be taken when ceramic capacitors are used at the input and the output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, VIN. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at VIN, large enough to damage the part. When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.


### **PC Board Layout Checklist**


When laying out the printed circuit board, the following checking should be used to ensure proper operation of the PT H GEÓ. Check the following in your layout::


- The power traces, consisting of the GND trace, the SW trace and the VIN trace should be kept short, direct and wide.
- Does the (+) plates of Cin connect to Vin as closely as possible? This capacitor provides the AC current to the internal power MOSFETs.
- Keep the switching node, SW, away from the sensitive VOUT node.
- Keep the (-) plates of Cin and Cout as close as possible.



## **Package Description SOT23-5 Outline Dimensions**







0b . I	Dimensions In Millimeters		Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	1.050	1.250	0.041	0.049	
A1	0.000	0.100	0.000	0.004	
A2	1.050	1.150	0.041	0.045	
b	0.300	0.500	0.012	0.020	
С	0.100	0.200	0.004	0.008	
D	2.820	3.020	0.111	0.119	
E	1.500	1.700	0.059	0.067	
E1	2.650	2.950	0.104	0.116	
е	0.950(BSC)		0.037(E	BSC)	
e1	1.800	2.000	0.071	0.079	
L	0.300	0.600	0.012	0.024	
θ	0°	8°	0°	8°	