

N-Channel Enhancement Mode Power MOSFET

DESCRIPTION

The HM24N20K uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

GENERAL FEATURES


- V_{DS} =200V, I_{D} =24A $R_{DS(ON)}$ < 80mΩ @ V_{GS} =10V (Typ:63mΩ)
- High density cell design for ultra low Rdson
- Fully characterized Avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard Switched and High Frequency Circuits
- Uninterruptible Power Supply

100% UIS TESTED!

100% ΔVds TESTED!



Package Marking And Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
HM24N20K	HM24N20K	TO-252	-	-	-

Absolute Maximum Ratings (TC=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	200	V
Gate-Source Voltage	V _G s	±20	V
Drain Current-Continuous	I _D	24	А
Drain Current-Continuous(T _C =100°C)	I _D (100℃)	17	А
Pulsed Drain Current	I _{DM}	100	А
Maximum Power Dissipation	P _D	150	W
Single pulse avalanche energy (Note 5)	E _{AS}	250	mJ
Operating Junction and Storage Temperature Range	T_{J} , T_{STG}	-55 To 175	$^{\circ}\!\mathbb{C}$



Thermal Characteristic

Electrical Characteristics (TC=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						•
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	200	220	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =200V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =250μA	2.5	3.2	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =15A	-	63	80	mΩ
Forward Transconductance	g FS	V _{DS} =50V,I _D =15A	30	-	-	S
Dynamic Characteristics (Note4)			•			
Input Capacitance	C _{lss}	\/ -25\/\/ -0\/		4200		PF
Output Capacitance	Coss	V_{DS} =25V, V_{GS} =0V, F=1.0MHz		163		PF
Reverse Transfer Capacitance	C _{rss}	F=1.0WHZ		75		PF
Switching Characteristics (Note 4)						•
Turn-on Delay Time	t _{d(on)}		-	10	-	nS
Turn-on Rise Time	t _r	V _{DD} =100V,I _D =15A	-	18	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =10 V , R_{GEN} =2.5 Ω	-	22	-	nS
Turn-Off Fall Time	t _f		-	5	-	nS
Total Gate Charge	Qg	\/ -400\/ L -45A		60		nC
Gate-Source Charge	Q _{gs}	V_{DS} =100V, I_{D} =15A, V_{GS} =10V		19		nC
Gate-Drain Charge	Q _{gd}	V _{GS} -10V		17		nC
Drain-Source Diode Characteristics			•			
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =11A	-	-	1.2	V
Diode Forward Current (Note 2)	Is	-	-	-	24	Α
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 15A	-	90	-	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/μs(Note3)	-	300	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production

Test circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit:



3) Switch Time Test Circuit:



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area





Figure 9 BV_{DSS} vs Junction Temperature



in a langting Townson

Figure 10 V_{GS(th)} vs Junction Temperature





Figure 11 Normalized Maximum Transient Thermal Impedance

TO-252-2L Package Information



Symbol	Dimensions	In Millimeters	Dimensions In Inches		
	Min.	Max.	Min.	Max.	
Α	2.200	2.400	0.087	0.094	
A1	0.000	0.127	0.000	0.005	
b	0.660	0.860	0.026	0.034	
С	0.460	0.580	0.018	0.023	
D	6.500	6.700	0.256	0.264	
D1	5.100	5.460	0.201	0.215	
D2	4.830	REF.	0.190 REF.		
E	6.000	6.200	0.236	0.244	
е	2.186	2.386	0.086	0.094	
L	9.800	10.400	0.386	0.409	
L1	2.900	REF.	0.114 REF.		
L2	1.400	1.700	0.055	0.067	
L3	1.600	REF.	0.063 REF.		
L4	0.600	1.000	0.024	0.039	
Ф	1.100	1.300	0.043	0.051	
θ	0°	8°	0°	8°	
h	0.000	0.300	0.000	0.012	
V	5.350	5.350 REF. 0.211 REF.			

ATTENTION:

- Any and all PBT ÁLOT Oproducts described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your PBT ÁLOT Oproducts described or contained herein in such applications.
- PBT ÂÛÒT Qassumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all PBT ÂÛÒT Oproducts described or contained herein.
- Specifications of any and all PBT ÄDÒT Oproducts described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- PBT ÂV { & { } Å & { } Å & { } Å OU HESVÖ. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all PBT ÄÜÒT Qproducts(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of PBT ÂV { 3 Å 4 ÅÔU ŠVÖ.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. PBT ÁÚD Qbelieves information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the PBT ÄÜÒT Q product that you intend to use.
- This catalog provides information as of Sep.2010. Specifications and information herein are subject to change without notice.