P-Channel Enhancement Mode Power MOSFET

DESCRIPTION

The PT $H \in U i$ S uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


GENERAL FEATURES

- V_{DS} =-55V,I_D =-30A
 R_{DS(ON)} <40mΩ @ V_{GS}=-10V
- High density cell design for ultra low Rdson
- Fully characterized Avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard Switched and High Frequency Circuits
- Uninterruptible Power Supply

100% UIS TESTED!



Package Marking And Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
PT H€ÚÍ Í S	PT H€ÚÍ Í S	TO-252-2L	-	-	-

Absolute Maximum Ratings (TC=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	Vds	-55	V
Gate-Source Voltage	V _{GS}	±20	V
Drain Current-Continuous	I _D	-30	Α
Drain Current-Continuous(Tc=100℃)	I _D (100℃)	-21	А
Pulsed Drain Current	I _{DM}	110	Α
Maximum Power Dissipation	PD	90	W
Derating factor		0.72	W/℃
Single pulse avalanche energy (Note 5)	E _{AS}	260	mJ
Operating Junction and Storage Temperature Range	TJ,TSTG	-55 To 150	°C

H&M 华之美半导体

SEMI www.hmsemi.com

Thermal Characteristic

	Thermal Resistance, Junction-to-Case	(Note 2)	R _{θJC}	1.39	°C/W
--	--------------------------------------	----------	------------------	------	------

Electrical Characteristics (TC=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =-250µA	-55	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-55V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)			-			
Gate Threshold Voltage	$V_{GS(th)}$	V _{DS} =V _{GS} ,I _D =-250µA	-2	-3	-4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-15A	-	30	40	mΩ
Forward Transconductance	g fs	V _{DS} =-25V,I _D =-16A	8	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	Clss		-	3500	-	PF
Output Capacitance	Coss	V _{DS} =-30V,V _{GS} =0V, F=1.0MHz	-	240	-	PF
Reverse Transfer Capacitance	C _{rss}		-	153	-	PF
Switching Characteristics (Note 4)			-			
Turn-on Delay Time	t _{d(on)}		-	12	-	nS
Turn-on Rise Time	tr	V _{DD} =-30V,I _D =-15A	-	15	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =-10V,R _{GEN} =3Ω	-	38	-	nS
Turn-Off Fall Time	t _f		-	15	-	nS
Total Gate Charge	Qg	$y_{1} = 40y_{1} = 400$	-	56	-	nC
Gate-Source Charge	Q _{gs}	V _{DS} =-44V,I _D =-16A, V _{GS} =-10V	-	11	-	nC
Gate-Drain Charge	Q _{gd}	V _{GS} 10V	-	24	-	nC
Drain-Source Diode Characteristics			-			
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =-24A	-	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	-30	А
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = -15A	-	-	71	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs(Note3)	-	-	170	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD				y LS+LD)

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.


2. Surface Mounted on FR4 Board, $t \le 10$ sec.

3. Pulse Test: Pulse Width \leq 300µs, Duty Cycle \leq 2%.


4. Guaranteed by design, not subject to production

5. EAS condition: Tj=25 $^\circ C$,V_DD=-25V,V_G=-20V,L=0.5mH,Rg=25\Omega


Test Circuit 1) E_{AS} Test Circuit




2) Gate Charge Test Circuit



3) Switch Time Test Circuit





H&M 华之美半导体

SEMI www.hmsemi.com

Shenzhen H&M Semiconductor Co.Ltd http://www.hmsemi.com





Figure 11 Normalized Maximum Transient Thermal Impedance





Symbol	Dimensions	In Millimeters	Dimensions In Inches		
Symbol	Min.	Max.	Min.	Max.	
A	2.200	2.400	0.087	0.094	
A1	0.000	0.127	0.000	0.005	
b	0.660	0.860	0.026	0.034	
с	0.460	0.580	0.018	0.023	
D	6.500	6.700	0.256	0.264	
D1	5.100	5.460	0.201	0.215	
D2	4.830	REF.	0.190 REF.		
E	6.000	6.200	0.236	0.244	
е	2.186	2.386	0.086	0.094	
L	9.800	10.400	0.386	0.409	
L1	2.900	REF.	0.114 REF.		
L2	1.400	1.700	0.055	0.067	
L3	1.600	REF.	0.063 REF.		
L4	0.600	1.000	0.024	0.039	
Φ	1.100	1.300	0.043	0.051	
θ	0°	8°	0°	8°	
h	0.000	0.300	0.000	0.012	
V	5.350	REF.	0.211 REF.		

ATTENTION:

- Any and all PBT ÂJÒT Qproducts described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your PBT ÂJÒT Qrepresentative nearest you before using any PBT ÂJÒT Qproducts described or contained herein in such applications.
- PBT ÂJÒT Qassumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all PBT ÂJÒT Qproducts described or contained herein.
- Specifications of any and all PBT ÂÙÒT Ó products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- PBT ÂU^{ & 2 } å & 4 Å OUÉSVÖ. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all PBT ÂJÒT Qproducts(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of PBT ÂU^{ 32(} å` &{ A2(} ÅOU HSVÖ.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. PBT ÂJÒT Qbelieves information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the PBT ÂJÒT Q product that you intend to use.
- This catalog provides information as of Sep.2010. Specifications and information herein are subject to change without notice.