


9N50K-MT Power MOSFET

9A, 500V N-CHANNEL POWER MOSFET

■ DESCRIPTION

The UTC **9N50K-MT** is an N-channel mode power MOSFET using UTC's advanced technology to provide customers planar stripe and DMOS technology. This technology allows a minimum on-state resistance, superior switching performance. It also can withstand high energy pulse in the avalanche and commutation mode.


The UTC **9N50K-MT** is generally applied in high efficiency switch mode power supplies, active power factor correction and electronic lamp ballasts based on half bridge topology.



■ FEATURES

- * $R_{DS(ON)}$ < 0.85 Ω @ V_{GS} = 10 V, I_D = 4.5 A
- * High Switching Speed
- * Improved dv/dt Capability
- * 100% Avalanche Tested


■ SYMBOL



■ ORDERING INFORMATION

Ordering Number		Dookogo	Pin Assignment			Dooking	
Lead Free	Halogen Free	Package	1	2	3	Packing	
9N50KL-TA3-T	9N50KG-TA3-T	TO-220	G	D	S	Tube	
9N50KL-TF3-T	9N50KG-TF3-T	TO-220F	G	D	S	Tube	
9N50KL-TF1-T	9N50KG-TF1-T TO-220F1 G		D	S	Tube		
9N50KL-TF2-T	9N50KG-TF2-T	TO-220F2	G	D	S	Tube	


Note: Pin Assignment: G: Gate D: Drain S: Source



www.unisonic.com.tw 1 of 7

9N50K-MT

■ MARKING



9N50K-MT Power MOSFET

■ **ABSOLUTE MAXIMUM RATINGS** (T_C=25°C, unless otherwise noted)

PARAMETER		SYMBOL	RATINGS	UNIT
Drain-Source Voltage		V_{DSS}	500	V
Gate-Source Voltage		V_{GSS}	±30	V
Drain Current	Continuous (T _C =25°C)	I _D	9 (Note 5)	Α
	Pulsed (Note 2)	I _{DM} 36 (Note 5)		Α
Avalanche Energy	Single Pulsed (Note 3)	E _{AS}	360	mJ
Peak Diode Recovery dv/dt (Note 4)		dv/dt	4.5	V/ns
Power Dissipation	TO-220		140	W
	TO-220F/TO-220F1 TO-220F2	P_D	47	W
Derate above 25°C	TO-220		1.1	W/°C
	TO-220F/TO-220F1 TO-220F2	P_{D}	0.38	W/°C
Junction Temperature		TJ	+150	°C
Storage Temperature		T _{STG}	-55~+150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

- 2. Repetitive Rating: Pulse width limited by maximum junction temperature
- 3. L = 8mH, I_{AS} = 9A, V_{DD} = 50V, R_G = 25 Ω , Starting T_J = 25 $^{\circ}C$
- 4. $I_{SD} \le 9A$, di/dt $\le 200A/\mu s$, $V_{DD} \le BV_{DSS}$, Starting $T_J = 25^{\circ}C$
- 5. Drain current limited by maximum junction temperature

■ THERMAL DATA

PARAMETER		SYMBOL	RATING	UNIT
Junction to Ambient		θ_{JA}	62.5	°C/W
Junction to Case	TO-220		0.8	°C/W
	TO-220F/TO-220F1 TO-220F2	θ_{JC}	2.62	°C/W


■ **ELECTRICAL CHARACTERISTICS** (T_C=25°C, unless otherwise noted)


PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OFF CHARACTERISTICS								
Drain-Source Breakdown Voltage		BV_{DSS}	I _D =250μA, V _{GS} =0V	500			V	
Drain-Source Leakage Current		I _{DSS}	V _{DS} =500V, V _{GS} =0V			1		
			V _{DS} =400V, T _C =125°C			10	μA	
Gate- Source Leakage Current	Forward	I _{GSS}	V_{GS} =+30V, V_{DS} =0V			+100	nΑ	
	Reverse		V _{GS} =-30V, V _{DS} =0V			-100	nΑ	
ON CHARACTERISTICS	ON CHARACTERISTICS							
Gate Threshold Voltage		$V_{GS(TH)}$	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2.0		4.0	V	
Static Drain-Source On-State Resistance		R _{DS(ON)}	V _{GS} =10V, I _D =4.5A			0.85	Ω	
DYNAMIC PARAMETERS								
Input Capacitance		C_{ISS}			685		pF	
Output Capacitance		Coss	V_{GS} =0V, V_{DS} =25V, f=1.0MHz		115		pF	
Reverse Transfer Capacitance		C_{RSS}			12		pF	
SWITCHING PARAMETERS								
Turn-ON Delay Time		$t_{D(ON)}$			62		ns	
Rise Time		t_R	V_{DD} =30V, I_{D} =0.5A, R_{G} =25 Ω		86		ns	
Turn-OFF Delay Time		$t_{D(OFF)}$	(Note 1, 2)		149		ns	
Fall-Time		t_{F}			83		ns	
Total Gate Charge		Q_G	\/ =50\/ =1.3A \/ =10\/		27.2		nC	
Gate to Source Charge		Q_{GS}	V _{DS} =50V, I _D =1.3A, V _{GS} =10V (Note 1, 2)		8.4		nC	
Gate to Drain Charge		Q_{GD}	(Note 1, 2)		6.8		nC	
SOURCE- DRAIN DIODE RATII	NGS AND C	CHARACTERI	STICS					
Maximum Body-Diode Continuous Current		I _S				9	Α	
Maximum Body-Diode Pulsed Current		I _{SM}				36	Α	
Drain-Source Diode Forward Vol	tage	V_{SD}	I _S =9A, V _{GS} =0V			1.4	V	

Notes: 1. Pulse Test: Pulse width ≤ 300µs, Duty cycle ≤ 2%


^{2.} Essentially independent of operating temperature.

■ TEST CIRCUITS AND WAVEFORMS







Gate Charge Waveforms




Resistive Switching Test Circuit



Resistive Switching Waveforms




Unclamped Inductive Switching Test Circuit





Unclamped Inductive Switching Waveforms

TEST CIRCUITS AND WAVEFORMS(Cont.)



Peak Diode Recovery dv/dt Test Circuit & Waveforms





UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

