



MJE13003-R

NPN SILICON TRANSISTOR

NPN SILICON POWER TRANSISTOR

■ DESCRIPTION

These devices are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220V applications in switch mode.


■ FEATURES

- * Reverse biased SOA with inductive load @ $T_C=100^{\circ}C$
- * Inductive switching matrix 0.5 ~ 1.5 Amp, 25 and 100°C
Typical $t_c = 290ns @ 1A, 100^{\circ}C$.
- * 700V blocking capability

■ APPLICATIONS

- * Switching regulator's, inverters
- * Motor controls
- * Solenoid/relay drivers
- * Deflection circuits

■ ORDERING INFORMATION




Ordering Number		Package	Pin Assignment			Packing
Lead Free	Halogen-Free		1	2	3	
MJE13003L-R-x-T92-B	MJE13003G-R-x-T92-B	TO-92	B	C	E	Tape Box
MJE13003-L-R-x-T92-K	MJE13003G-R-x-T92-K	TO-92	B	C	E	Bulk

Note: Pin assignment: E: Emitter B: Base C: Collector

<p>MJE13003L-R-x-T92-K</p>	<p>(1) B: Tape Box, K: Bulk (2) T92: TO-92 (3) x: refer to Classification of h_{FE1} (4) L: Lead Free, G: Halogen Free</p>
----------------------------	---

■ MARKING



■ ABSOLUTE MAXIMUM RATINGS

PARAMETER		SYMBOL	RATINGS	UNIT
Collector-Emitter Voltage		$V_{CEO(SUS)}$	400	V
Collector-Base Voltage		V_{CBO}	700	V
Emitter Base Voltage		V_{EBO}	9	V
Collector Current	Continuous	I_C	1.5	A
	Peak (1)	I_{CM}	3	
Base Current	Continuous	I_B	0.75	A
	Peak (1)	I_{BM}	1.5	
Emitter Current	Continuous	I_E	2.25	A
	Peak (1)	I_{EM}	4.5	
Power Dissipation	$T_A=25^{\circ}C$	P_D	1.1	W
	$T_C=25^{\circ}C$		1.5	W
Junction Temperature		T_J	+150	$^{\circ}C$
Storage Temperature		T_{STG}	-55 ~ +150	$^{\circ}C$

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.
Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ ELECTRICAL CHARACTERISTICS ($T_C=25^{\circ}C$, unless otherwise specified.)

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS (Note)							
Collector-Emitter Sustaining Voltage		$V_{CEO(SUS)}$	$I_C=10mA, I_B=0$	400			V
Collector Cutoff Current	$T_C=25^{\circ}C$	I_{CEO}	$V_{CEO}=\text{Rated Value}, V_{BE(OFF)}=1.5V$			1	mA
	$T_C=100^{\circ}C$					5	
Emitter Cutoff Current		I_{EBO}	$V_{EB}=9V, I_C=0$			1	mA
SECOND BREAKDOWN							
Second Breakdown Collector Current with base forward biased		$I_{s/b}$			See Fig.5		
Clamped Inductive SOA with base reverse biased		$R_{B(SOA)}$			See Fig.6		
ON CHARACTERISTICS (Note)							
DC Current Gain	h_{FE1}		$I_C=0.5A, V_{CE}=5V$	14		57	
	h_{FE2}		$I_C=1A, V_{CE}=5V$	5		30	
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$		$I_C=0.5A, I_B=0.1A$			0.5	V
			$I_C=1A, I_B=0.25A$			1	
			$I_C=1.5A, I_B=0.5A$			3	
			$I_C=1A, I_B=0.25A, T_C=100^{\circ}C$			1	
Base-Emitter Saturation Voltage	$V_{BE(SAT)}$		$I_C=0.5A, I_B=0.1A$			1	V
			$I_C=1A, I_B=0.25A$			1.2	
			$I_C=1A, I_B=0.25A, T_C=100^{\circ}C$			1.1	
DYNAMIC CHARACTERISTICS							
Current-Gain-Bandwidth Product		f_T	$I_C=100mA, V_{CE}=10V, f=1MHz$	4	10		MHz
Output Capacitance		C_{OB}	$V_{CB}=10V, I_E=0, f=0.1MHz$		21		pF
SWITCHING CHARACTERISTICS							
Resistive Load (Table 1)							
Delay Time		t_D	$V_{CC}=125V, I_C=1A, I_{B1}=I_{B2}=0.2A, t_p=25\mu s, \text{Duty Cycle}\leq 1\%$		0.05	0.1	μs
Rise Time		t_R			0.5	1	μs
Storage Time		t_S			2	4	μs
Fall Time		t_F			0.4	0.7	μs
Inductive Load, Clamped (Table 1)							
Storage Time		t_{STG}	$I_C=1A, V_{CLAMP}=300V, I_{B1}=0.2A, V_{BE(OFF)}=5V_{DC}, T_C=100^{\circ}C$		1.7	4	μs
Crossover Time		t_C			0.29	0.75	μs
Fall Time		t_F			0.15		μs

Note: Pulse Test: $PW=300\mu s, \text{Duty Cycle}\leq 2\%$

■ CLASSIFICATION OF h_{FE1}

RANK	A	B	C	D	E	F	G	H
RANGE	14 ~ 22	21 ~ 27	26 ~ 32	31 ~ 37	36 ~ 42	41 ~ 47	46 ~ 52	51 ~ 57

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads, which are common to switch mode power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{CLAMP}
- t_{RV} = Voltage Rise Time, 10 ~ 90% V_{CLAMP}
- t_{FI} = Current Fall Time, 90 ~ 10% I_C
- t_{TI} = Current Tail, 10 ~ 2% I_C
- t_C = Crossover Time, 10% V_{CLAMP} to 10% I_C

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation:

$$P_{SWT} = 1/2 V_{CC} I_C (t_C) f$$

In general, $t_{RV} + t_{FI} \approx t_C$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this transistor are the inductive switching speeds (t_C and t_{SV}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE




Fig.2 Turn-On Time




Fig.3 Turn-Off Time




Fig.4 Thermal Response

SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Fig.5 is based on $T_C = 25^\circ\text{C}$; $T_{J(PK)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Fig.5.

$T_{J(PK)}$ may be calculated from the data in Fig.4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as RB_{SOA} (Reverse Bias Safe Operating Area) and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Fig.6 gives RB_{SOA} characteristics.

The Safe Operating Area of Fig.5 and 6 are specified ratings (for these devices under the test conditions shown.)




Fig.5 Active Region Safe Operating Area











Fig.6 Reverse Bias Safe Operating Area

TYPICAL CHARACTERISTICS



■ TYPICAL CHARACTERISTICS(Cont.)



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.