# **UTC** UNISONIC TECHNOLOGIES CO., LTD

# MJE13003-P

# NPN SILICON TRANSISTOR

# NPN SILICON POWER TRANSISTOR

## DESCRIPTION

These devices are designed for high-voltage and high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220V applications in switch mode.

## FEATURES


\* Reverse biased SOA with inductive load @ Tc=100°C

- $^{\ast}$  Inductive switching matrix 0.5  $\sim$  1.5 Amp, 25 and 100°C
- Typical tc = 290ns @ 1A, 100°C.
- \* 700V blocking capability

## APPLICATIONS

- \* Switching regulator's, inverters
- \* Motor controls
- \* Solenoid/relay drivers
- \* Deflection circuits

#### ORDERING INFORMATION



Ordering	Number	Package Pin Assignment		Dooking		
Lead Free	Halogen-Free	гаскауе	1	2	3	Packing
-	MJE13003G-P-x-AB3-K	SOT-89	В	С	Е	Tape Box
MJE13003L-P-x-T60-K	MJE13003G-P-x-T60-K	TO-126	В	С	Е	Bulk
MJE13003L-P-x-T6C-A-K	MJE13003G-P-x-T6C-A-K	TO-126C	Е	С	В	Bulk
MJE13003L-P-x-T6C-F-K	MJE13003G-P-x-T6C-F-K	TO-126C	В	С	Е	Bulk
MJE13003L-P-x-T6S-K	MJE13003G-P-x-T6S-K	TO-126S	В	С	Е	Bulk
MJE13003L-P-x-T92-B	MJE13003G-P-x-T92-B	TO-92	Ш	С	В	Tape Box
MJE13003L-P-x-T92-K	MJE13003G-P-x-T92-K	TO-92	Е	С	В	Bulk
MJE13003L-P-x-T92-R	MJE13003G-P-x-T92-R	TO-92	Е	С	В	Tape Reel
MJE13003L-P-x- T9N -B	MJE13003G-P-x-T9N-B	TO-92NL	Е	С	В	Tape Box
MJE13003L-P-x- T9N -K	MJE13003G-P-x-T9N-K	TO-92NL	Е	С	В	Bulk
MJE13003L-P-x- T9N -R	MJE13003G-P-x-T9N-R	TO-92NL	Е	С	В	Tape Reel
MJE13003L-P-x-TM3-T	MJE13003G-P-x-TM3-T	TO-251	В	С	Е	Tube
MJE13003L-P-x-TN3-R	MJE13003G-P-x-TN3-R	TO-252	В	С	Е	Tape Reel
Note: Pin assignment: B: Base	C: Collector E: Emitter					

MJE13003L-P-x-T6C-A-K (1)Packing Type (2)Pin Assignment (3)Package Type (4)Rank (5)Green Package	<ol> <li>B: Tape Box, K: Bulk, R: Tape Reel, T: Tube</li> <li>refer to Pin Assignment (for TO-126C)</li> <li>T60: TO-126, T6C:TO-126C, T6S: TO-126S T92: TO-92, T9N: TO-92NL, TM3: TO-251, TN3: TO-252</li> <li>x: refer to Classification of h<sub>FE1</sub></li> <li>L: Lead Free, G: Halogen Free and Lead Free</li> </ol>
---	---

# NPN SILICON TRANSISTOR

## MARKING

Package	MARKING
SOT-89	Lot Code MJE13003G Date Code 1
TO-220 TO-251 TO-251S TO-252	UTC MJE13003 G: Halogen Free Lot Code 1
TO-126 TO-126C TO-126S	UTC UTC Duta Code MJE13003 L: Lead Free G: Halogen Free
TO-92	Lot Code
TO-92NL	Lot Code Data Code Lot Code G: Halogen Free



## ■ ABSOLUTE MAXIMUM RATINGS

PARAMETER			SYMBOL	RATINGS	UNIT
Collector-Emitter Voltag	е		V <sub>CEO(SUS)</sub>	400	V
Collector-Emitter Voltag	e (V <sub>BE</sub> =0)		V <sub>CES</sub>	700	V
Collector-Base Voltage			V <sub>CBO</sub>	700	V
Emitter Base Voltage			V <sub>EBO</sub>	9	
Continuous		I <sub>C</sub>	1.5	— A	
Collector Current		Peak (1)	I <sub>CM</sub>	3	A
Base Current		Continuous	I <sub>B</sub>	400 700 700 9 1.5	
Dase Current		Peak (1)	I <sub>BM</sub>	1.5	A
Emitter Current		Continuous	Ι <sub>Ε</sub>	1.5       3       0.75       1.5       2.25       4.5       0.5       1.4       1.1       1.56	— A
	Inter Current		I <sub>EM</sub>	4.5	A
		SOT-89		0.5	W
		TO-126 / TO-126C		1 /	W
	T <sub>A</sub> =25°C	TO-126S		$\begin{array}{c c} 400 \\ \hline 700 \\ \hline 700 \\ 9 \\ \hline 1.5 \\ \hline 3 \\ 0.75 \\ \hline 1.5 \\ \hline 2.25 \\ \hline 4.5 \\ \hline 0.5 \\ \hline 1.4 \\ \hline 1.1 \\ \hline 1.56 \\ \hline 1.64 \\ \hline 20 \\ \hline 1.5 \\ \hline 25 \\ +150 \\ \hline \end{array}$	vv
		TO-92 / TO-92NL		1.1	W
Total Dowor Dissinction		TO-251 / TO-252	P <sub>D</sub>	1.56	W
Total Power Dissipation		SOT-89	ГD	1.64	W
		TO-126 / TO-126C		20	W
	T <sub>C</sub> =25°C	TO-126S		20	vv
		TO-92 / TO-92NL		1.5	W
	TO-251 / TO			25	W
Junction Temperature			TJ	+150	°C
Storage Temperature			T <sub>STG</sub>	-55 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.



# NPN SILICON TRANSISTOR

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OFF CHARACTERISTICS (Note)		•						
Collector-Emitter Sustaining Voltage		V <sub>CEO(SUS)</sub>	I <sub>C</sub> =10 mA , I <sub>B</sub> =0	400			V	
	T <sub>C</sub> =25°C		V <sub>CEO</sub> =Rated Value,			1		
Collector Cutoff Current	T <sub>C</sub> =100°C	I <sub>CEO</sub>	V <sub>BE(OFF)</sub> =1.5 V	See Fi See Fi 14 5 14 5 14 5 14 5 14 10 21 1 10 21 0.05 0.05 0.4 1.7		5	mA	
Emitter Cutoff Current		I <sub>EBO</sub>	V <sub>EB</sub> =9 V, I <sub>C</sub> =0			1	mA	
SECOND BREAKDOWN								
Second Breakdown Collector Curren	t with bass	lo/b		6	оо Гіо	F		
forward biased		ls/b		3	ee rig	.5		
Clamped Inductive SOA with base re	verse biased	RB <sub>SOA</sub>		S	ee Fig	.6		
ON CHARACTERISTICS (Note)								
DC Current Gain		h <sub>FE1</sub>	I <sub>C</sub> =0.4A, V <sub>CE</sub> =5V	14		57		
		h <sub>FE2</sub>	I <sub>C</sub> =1A, V <sub>CE</sub> =5V	400 400 See Fig See Fig 14 5 14 5 4 0.05 0.05 2 0.4 17	30			
			I <sub>C</sub> =0.5A, I <sub>B</sub> =0.1A	0.5				
Collector-Emitter Saturation Voltage		V	I <sub>C</sub> =1A, I <sub>B</sub> =0.25A			1	v	
		V <sub>CE(SAT)</sub>	I <sub>C</sub> =1.2A, I <sub>B</sub> =0.4A			3	v	
			I <sub>C</sub> =1A, I <sub>B</sub> =0.25A, T <sub>C</sub> =100°C			1		
			I <sub>C</sub> =0.5A, I <sub>B</sub> =0.1A			1		
Base-Emitter Saturation Voltage		V <sub>BE(SAT)</sub>	I <sub>C</sub> =1A, I <sub>B</sub> =0.25A			1.2	V	
			I <sub>C</sub> =1A, I <sub>B</sub> =0.25A, T <sub>C</sub> =100°C			1.1		
DYNAMIC CHARACTERISTICS								
Current-Gain-Bandwidth Product		$f_{T}$	I <sub>C</sub> =100mA, V <sub>CE</sub> =10V, f=1MHz	4	10		MHz	
Output Capacitance		C <sub>OB</sub>	V <sub>CB</sub> =10V, I <sub>E</sub> =0, f=0.1MHz		21		рF	
SWITCHING CHARACTERISTICS								
Resistive Load (Table 1)								
Delay Time		t <sub>D</sub>			0.05	0.1	μs	
Rise Time		t <sub>R</sub>	V <sub>CC</sub> =125V, I <sub>C</sub> =1A, I <sub>B1</sub> =I <sub>B2</sub> =0.2A,		0.5	1	μs	
Storage Time	Storage Time		t <sub>P</sub> =25µs, Duty Cycle≤1%		2	4	μs	
Fall Time		t <sub>F</sub>			0.4	0.7	μs	
Inductive Load, Clamped (Table 1)								
Storage Time		t <sub>stg</sub>	1 = 10 (clown=200)( $1 = 0.00$		1.7	4	μs	
Crossover Time		tc	I <sub>C</sub> =1A, Vclamp=300V, I <sub>B1</sub> =0.2A, V <sub>BE(OFF)</sub> =5Vdc, T <sub>C</sub> =100°C		0.29	0.75	μs	
Fall Time		t <sub>F</sub>			0.15		μs	
Note: Dules Test : DW=200us, Duty (	2 1 400/							

## ■ ELECTRICAL CHARACTERISTICS (T<sub>C</sub>=25°C, unless otherwise specified.)

Note: Pulse Test : PW=300µs, Duty Cycle≤2%

## ■ CLASSIFICATION OF h<sub>FE1</sub>

RANK	А	В	С	D	E	F	G	Н
RANGE	14 ~ 22	21 ~ 27	26 ~ 32	31 ~ 37	36 ~ 42	41 ~ 47	46 ~ 52	51 ~ 57



# NPN SILICON TRANSISTOR

## APPLICATION INFORMATION




Table 1.Test Conditions for Dynamic Performance

Table 2	. Typical	Inductive	Switching	Performance
---------	-----------	-----------	-----------	-------------

lc	Tc	t <sub>sv</sub>	t <sub>RV</sub>	t <sub>Fl</sub>	t <sub>τι</sub>	tc
(A)	(°C)	(μs)	(μs)	(μs)	(μs)	(μs)
0.5	25	1.3	0.23	0.30	0.35	0.30
	100	1.6	0.26	0.30	0.40	0.36
1	25	1.5	0.10	0.14	0.05	0.16
	100	1.7	0.13	0.26	0.06	0.29
1.5	25	1.8	0.07	0.10	0.05	0.16
	100	3	0.08	0.22	0.08	0.28

Note: All Data Recorded in the Inductive Switching Circuit in Table 1




Fig.1 Inductive Switching Measurements



#### SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads, which are common to switch mode power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

 $t_{\text{SV}}$  = Voltage Storage Time, 90%  $I_{\text{B1}}$  to 10% Vclamp

 $t_{RV}$  = Voltage Rise Time, 10 ~ 90% Vclamp

 $t_{\text{FI}}\text{=}$  Current Fall Time, 90 ~ 10%  $I_{\text{C}}$ 

 $t_{TI}$  = Current Tail, 10 ~ 2%  $I_C$ 

 $t_{C}$  = Crossover Time, 10% Vclamp to 10%  $I_{C}$ 


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation:

 $P_{SWT}$  = 1/2  $V_{CC}I_C$  (t<sub>c</sub>) f

In general,  $t_{RV} + t_{FI} \approx t_C$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.

#### RESISTIVE SWITCHING PERFORMANCE





UNISONIC TECHNOLOGIES CO., LTD www.unisonic.com.tw

## SAFE OPERATING AREA INFORMATION

#### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_{C}-V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Fig.5 is based on  $T_C = 25^{\circ}C$ ;  $T_{J(PK)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \ge 25^{\circ}C$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Fig.5.


 $T_{J(PK)}$  may be calculated from the data in Fig.4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

#### **REVERSE BIAS**

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as  $RB_{SOA}$ (Reverse Bias Safe Operating Area) and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Fig.6 gives  $RB_{SOA}$  characteristics.

The Safe Operating Area of Fig.5 and 6 are specified ratings (for these devices under the test conditions shown.)











# NPN SILICON TRANSISTOR


#### TYPICAL CHARACTERISTICS
























# NPN SILICON TRANSISTOR

#### TYPICAL CHARACTERISTICS(Cont.)



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

