

U74CBT3306

CMOS IC

DUAL FET BUS SWITCH


■ DESCRIPTION

The **U74CBT3306** dual FET bus switch features independent line switches.


Each switch is disabled when the associated output-enable (\overline{OE}) input is high.

■ FEATURES

- * 5- Ω Switch Connection Between Two Ports
- * TTL-Compatible Input Levels



SOP-8



TSSOP-8

■ ORDERING INFORMATION

Ordering Number	Package	Packing
U74CBT3306G-S08-R	SOP-8	Tape Reel
U74CBT3306G-P08-R	TSSOP-8	Tape Reel

U74CBT3306G-S08-R




- (1) Packing Type
- (2) Package Type
- (3) Green Package

- (1) R: Tape Reel
- (2) S08: SOP-8, P08: TSSOP-8
- (3) G: Halogen Free and Lead Free

■ MARKING

SOP-8	TSSOP-8
<p>8 7 6 5 UTC CBT3306G 1 2 3 4</p> <p>Date Code Lot Code</p>	<p>1 UTC C306G 8 2 3 4 5 6 7 Date Code Lot Code</p>



■ PIN CONFIGURATION



■ FUNCTION TABLE

INPUT	FUNCTION
\overline{OE}	
L	A port = B port
H	Disconnect

■ LOGIC DIAGRAM



■ ABSOLUTE MAXIMUM RATING ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V_{CC}	-0.5 ~ 7	V
Input Voltage range(see Note 1)	V_{IN}	-0.5 ~ 7	V
Input Clamp Current	I_{IK}	-50	mA
Continuous channel current		128	mA
Storage Temperature range	T_{STG}	-65~+150	°C

Notes: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient	SOP-8	97	°C/W
	TSSOP-8	149	°C/W

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Supply Voltage	V_{CC}	4		5.5	V
High-Level Control Input Voltage	V_{IH}	2			V
Low-Level Control Input Voltage	V_{IL}			0.8	V
Operating Temperature	T_A	-40		85	°C

■ ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$, unless otherwise specified)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Control Input Clamp Voltage	V_{IK}	$V_{CC}=4.5\text{V}$, $I_{IN}=-18\text{mA}$			-1.2	V
Input Leakage Current	$I_{I(\text{LEAK})}$	$V_{CC}=5.5\text{V}$, $V_{IN}=V_{CC}$ or GND			± 1	μA
Quiescent Supply Current	I_{CC}	$V_{CC}=5.5\text{V}$, $I_{OUT}=0$, $V_{IN}=V_{CC}$ or GND			3	μA
Additional Quiescent Supply Current	ΔI_{CC}	$V_{CC}=5.5\text{V}$, One input at 3.4V, Other inputs at V_{CC} or GND			2.5	mA
Control Input Capacitance	C_{IN}	$V_{IN}=3\text{V}$ or 0		3		pF
Input Capacitance	$C_{IO(OFF)}$	$V_{OUT}=3\text{V}$ or 0, $\overline{OE}=V_{CC}$		4		pF
ON-Resistance	R_{ON}	$V_{CC}=4\text{V}$, $V_{IN}=2.4\text{V}$, $I_{OUT}=-15\text{mA}$		14	20	Ω
		$V_{CC}=4.5\text{V}$, $V_{IN}=0$	$I_{OUT}=64\text{mA}$	5	7	Ω
			$I_{OUT}=30\text{mA}$	5	7	Ω
		$V_{CC}=4.5\text{V}$, $V_{IN}=2.4\text{V}$	$I_{OUT}=-15\text{mA}$	10	15	Ω

■ SWITCHING CHARACTERISTICS ($C_L=50\text{pF}$, $R_L=500\Omega$. see TEST CIRCUIT AND WAVEFORMS)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
From input (A or B) to output (B or A) (Note)	t_{pd}	$V_{CC}=4\text{V}$ $V_{CC}=5\text{V}\pm 0.5\text{V}$			0.35	ns
From input \overline{OE} to output (A or B)	t_{en}	$V_{CC}=4\text{V}$ $V_{CC}=5\text{V}\pm 0.5\text{V}$			5.6	ns
From input \overline{OE} to output (A or B)	t_{dis}	$V_{CC}=4\text{V}$ $V_{CC}=5\text{V}\pm 0.5\text{V}$	1.8	5	4.6	ns
				1	4.3	ns


Note: The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

■ TEST CIRCUIT AND WAVEFORMS




TEST	S
t_{PLH}/t_{PHL}	Open
t_{PZH}/t_{PZL}	Open
t_{PLZ}/t_{PZL}	V_{EXT}

TEST	V_{CC}	V_I	t_R / t_F	V_Δ	V_{EXT}	C_L	R_L
t_{PLH}/t_{PHL}	4V	V_{CC} or GND	$\leq 2.5\text{ns}$		Open	50pF	500Ω
	$5V \pm 0.5V$	V_{CC} or GND	$\leq 2.5\text{ns}$		Open	50pF	500Ω
t_{PLZ}/t_{PZL}	4V	GND	$\leq 2.5\text{ns}$	0.3V	7V	50pF	500Ω
	$5V \pm 0.5V$	GND	$\leq 2.5\text{ns}$	0.3V	7V	50pF	500Ω
t_{PZH}/t_{PZL}	4V	V_{CC}	$\leq 2.5\text{ns}$	0.3V	Open	50pF	500Ω
	$5V \pm 0.5V$	V_{CC}	$\leq 2.5\text{ns}$	0.3V	Open	50pF	500Ω



PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES

- Notes:
1. C_L includes probe and jig capacitance.
 2. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{MHz}$, $Z_0 = 50\Omega$, $t_r \leq 2.5\text{ns}$, $t_f \leq 2.5\text{ns}$.
 3. The outputs are measured one at a time with one transition per measurement.
 4. t_{PLZ} and t_{PZH} are the same as t_{dis} .
 5. t_{PZL} and t_{PZH} are the same as ten.
 6. t_{PLH} and t_{PHL} are the same as $t_{pd}(s)$.
 7. All parameters and waveforms are not applicable to all devices.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.