LXXLD10 Preliminary CMOS IC

0.8V REFERENCE ULTRA LOW DROPOUT LINEAR REGULATOR


■ DESCRIPTION

The UTC **LXXLD10** is a typical LDO with the features of very low dropout voltage as low as 0.1V at output current 1A.

For normal operation, two supply voltages are necessary. One called control voltage from other equipment can shutdown the output voltage and it should pull and hold the voltage of EN pin less than 0.3V. Another one is the main supply voltage whose purpose is for main power conversion, to keep the power dissipation low, and to make the dropout voltage lower.

Internally, in the UTC **LXXLD10**, there're many functions which can be seen in the block figure to prevent the IC from being damaged. Internal Power-On-Reset (POR) circuit can control the two supply voltages to prevent fault operations of the circuit; the thermal shutdown circuit is able to protect the device from over thermal operation, and a current limit function will keep the device work safely under current over-loads.

The UTC **LXXLD10** can be used as an ideal to provide well supply voltage in the applications, such as front-side-bus termination on motherboard, NB applications, front side bus V_{TT} (1.2V/1A) and note book PC applications.




- * Low Dropout V_D=0.1V@ I_{OUT}=1A
- * Low ESR Output Capacitor
- * V_{REF}=0.8V
- * ±1.5% over Line, Load and Temperature Output Accuracy
- * Fast Transient Response
- * Output Voltage Adjustable through External Resistors
- * POR(Power-On-Reset) controlling V_{CNTL} and V_{IN}
- * With internal Soft-Start
- * Internal Current Limit Protection
- * Internal Under Voltage Protection
- * Hysteretic Thermal Shutdown
- * With Power-OK Output (with a Delay Time)
- * For Standby or Suspend Mode: Shutdown

■ ORDERING INFORMATION

| Ordering Number | Package | Packing |
|-----------------|---------|-----------|
| LXXLD10G-SH2-R | HSOP-8 | Tape Reel |

Note: XX: Output Voltage, refer to Marking Information.




HSOP-8

■ MARKING INFORMATION

| PACKAGE | VOLTAGE CODE | MARKING |
|---------|--------------|---|
| HSOP-8 | AD: ADJ | Voltage Code Voltage Code LXXLD10G LXXLD10G Lot Code 1 2 3 4 |

■ PIN CONFIGURATION




■ PIN DESCRIPTION

| PIN NO. | PIN NAME | DESCRIPTION |
|---------|--------------------|---|
| 1 | GND | Ground pin. |
| 2 | FB | There's an external resistor divider connected to this pin which is necessary to give the feedback voltage to the regulator. The external circuit is combined as the follow: between V_{OUT} and FB is R1(connected with a bypass capacitor which can improve the load transient response),and between FB and ground is R2.The value of R2 and R1 are recommended between $100\Omega{\sim}10\text{k}\Omega.\text{So}$ the output voltage is equals: $V_{\text{OUT}}{=}0.8{\cdot}(1{+}\frac{\text{R1}}{\text{R2}})(\text{V})$ |
| 3 | - V _{OUT} | The output voltage pin of the regulator. There should be set an output capacitor to compensate for closed-loop and also to improve transient responses. It's necessary |
| 4 | V 001 | to connect Pin 3 and Pin 4 together by wide tracks. |
| 5 | V _{IN} | This pin is the main supply input. It's necessary to connect the Exposed Pad and V _{IN} together for lower dropout voltage. Monitoring this pin's voltage can reset Power-On. |
| 6 | V _{CNTL} | Power input pin of the control circuitry. Connecting this pin to a +5V (recommended) supply voltage provides the bias for the control circuitry. The voltage at this pin is monitored for Power-On Reset purpose. |
| 7 | POK | Output pin for Power-OK signal output. Being an open drain output, through senescing FB voltage, this pin can show the users the output voltage's states. That's this pin will be low under any of these two situations: the rising FB voltage is not above the V _{POK} threshold; the falling FB voltage is below the V _{PNOK} threshold. That indicates the output voltage is not ready for users. |
| 8 | EN | Input Enable control pin. The output voltage can be shut down when this pin is below 0.3V. This pin's voltage can be set higher than V_{CNTL} voltage by an internal 10 μ A current source, and then the regulator will begin working normally. |

■ BLOCK DIAGRAM

LXXLD10



■ ABSOLUTE MAXIMUM RATING (unless otherwise specified)

| PARAMETER | SYMBOL | RATINGS | UNIT |
|---|------------|-------------------------------|------|
| Supply Voltage (V _{CNTL} to GND) | V_{CNTL} | -0.3 ~ +7 | V |
| Supply Voltage (V _{IN} to GND) | V_{IN} | -0.3 ~ +3.3 | V |
| EN and FB to GND | $V_{I/O}$ | -0.3 ~ V _{CNTL} +0.3 | V |
| POK to GND | V_{POK} | -0.3 ~ +7 | V |
| Power Dissipation | P_D | 3 | W |
| Junction Temperature | TJ | 150 | °C |
| Storage Temperature | T_{STG} | -65 ~ + 150 | °C |

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ RECOMMENDED OPERATING CONDITIONS

| PARAM | ETER | SYMBOL | RATINGS | UNIT |
|----------------------|---------------------------|------------------|-----------------------------|------|
| Supply Voltage | Control | V_{CNTL} | 3.1 ~ 6 | V |
| Supply Voltage | Input | V _{IN} | 1.1 ~ 3.3 | V |
| 0.1.17/1/1 | V _{CNTL} =3.3±5% | \/ | 0.8 ~ 1.2 | V |
| Output Voltage | V _{CNTL} =5.0±5% | V _{OUT} | +0.8 ~ V _{IN} -0.2 | V |
| Output Current | | I _{OUT} | 0 ~ 1 | Α |
| Junction Temperature | | TJ | -25 ~ +125 | °C |

■ THERMAL DATA

| PARAMETER | SYMBOL | RATINGS | UNIT |
|------------------------------|---------------|---------|------|
| Junction to Ambient (Note 1) | θ_{JA} | 42 | °C/W |
| Junction to Case (Note 2) | θ.ic | 18 | °C/W |

Notes: 1. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. The exposed pad of HSOP-8 is soldered directly on the PCB.

2. The Thermal Pad Temperature is measured on the PCB copper area connected to the thermal pad of package.


■ ELECTRICAL CHARACTERISTICS

(Refer to the typical application circuit. These specifications apply over, V_{CNTL} = 5V, V_{IN} = 1.5V, V_{OUT} = 1.2V and T_A = 0 to 70°C, unless otherwise specified. Typical values refer to T_A = 25°C).


| PARAMETER | | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|-------------------------|-------------------------|---|------|------|------|-----------|
| V _{CNTL} Nominal Supply Current | | I _{CNTL} | EN = V _{CNTL} | 0.4 | 1 | 2 | mA |
| V _{CNTL} Shutdown Current | | I _{SD} | EN = GND | | 180 | 380 | μA |
| POR Threshold V _{CNTL} V _{IN} | | | V _{CNTL} Rising | 2.7 | 2.9 | 3.1 | V |
| | | V_{THR} | V _{IN} Rising | 8.0 | 0.9 | 1.0 | V |
| DOD I hystoropia | V_{CNTL} | \ / | | | 0.4 | | V |
| POR Hysteresis | V_{IN} | V _{HYS} | | | 0.5 | | V |
| Reference Voltage | | V_{REF} | FB =V _{OUT} | | 0.8 | | V |
| Output Voltage Accuracy | | | I _{OUT} =0A~1A, T _J = -25 ~125°C | -1.5 | | +1.5 | % |
| Line Regulation | | ΔVουτ | V -2.2 5V | | 0.1 | 0.2 | %/V |
| Line Regulation | | ΔV IN × V OUT | V _{CNTL} =3.3~5V | | 0.1 | 0.2 | 70/ V |
| Load Regulation | | ΔVουτ | I _{OUT} =0A~1A | | 0.06 | 0.15 | % |
| Load Negulation | | Vout | 1001-04-14 | | | 0.13 | 70 |
| Current Limit | | Ішміт | V _{CNTL} =5V, T _J = 25°C | 2.0 | 3.2 | | Α |
| | | | V _{CNTL} =5V, T _J = -25 ~ +125°C | 2.0 | | | Α |
| | | | V_{CNTL} =3.3V, T_J = 25°C | 2.0 | 3.0 | | Α |
| | | | V _{CNTL} =3.3V, T _J = -25 ~ +125°C | 2.0 | | | Α |
| Dropout Voltage | | V_{D} | V _{CNTL} =5V, I _{OUT} =1A, T _J = 25°C | | 0.06 | 0.1 | V |
| Dropout voltage | | ٧D | V _{CNTL} =5V, I _{OUT} =1A,T _J = -50~+125°C | | | 0.15 | V |
| Over Temperature Shutdown | | OTS | T _J Rising | | 150 | | °C |
| Over Temperature Hysteresis | | OTH | | | 50 | | °C |
| Under-Voltage Threshold | Under-Voltage Threshold | | V _{FB} Falling | | 0.4 | | V |
| EN Logic High Threshold Voltage | | | V _{EN} Rising | 0.3 | 0.4 | 0.5 | V |
| EN Hysteresis | | | | | 30 | | mV |
| EN Pin Pull-Up Current | | | EN=GND | | 10 | | μΑ |
| Soft-Start Interval | | T _{SS} | | | 2 | | ms |
| POK Threshold Voltage for Power OK | | V_{POK} | V _{FB} Rising | 90% | 92% | 94% | V_{REF} |
| POK Threshold Voltage for Power Not OK | | V_{PNOK} | V _{FB} Falling | 79% | 81% | 83% | V_{REF} |
| POK Low Voltage | | | POK sinks 5mA | | 0.25 | 0.4 | V |
| POK Delay Time | | T _{DELAY} | | 1 | 3 | 10 | ms |

■ TYPICAL APPLICATION CIRCUIT

1. Using an Output Capacitor with ESR≥18mΩ



2. Using an MLCC as the Output Capacitor



| V _{OUT} (V) | R1 (kΩ) | R2 (kΩ) | C1 (pF) |
|----------------------|---------|---------|---------|
| 1.05 | 43 | 137.6 | 47 |
| 1.5 | 27 | 30.86 | 82 |
| 1.8 | 15 | 12 | 150 |

APPLICATION INFORMATION

1. Power Sequencing

When there's no main voltage applied at V_{IN} , it is suggested not to apply a voltage to V_{OUT} for a long time. Because the internal parasitic diode (between V_{OUT} to V_{IN}) will conduct and dissipate power, there's no protection.

2. Output Capacitor

A proper output capacitor to maintain stability and improve transient response over temperature and current is necessary. Proper ESR (equivalent series resistance) and capacitance of the output capacitor should be selected properly for stability of the normal operation and good load transient response.

Many kinds of capacitors can be used as an output capacitor, such as ultra-low-ESR capacitors (like ceramic chip capacitors), low-ESR bulk capacitors (like solid Tantalum, POSCap, and Aluminum electrolytic capacitors). And also the value of the output capacitors' can be increased without limit.

In the applications with large stepping load current, the low-ESR bulk capacitors are normally recommended.

Decoupling ceramic capacitors are recommended to be placed at the load and ground pins very closely and also the impedance of the layout must be minimized.


3. Input Capacitor

In order to prevent the input rail from dropping, the proper input capacitor to supply current surge during stepping load transients is required. Because the limited slew rate of the surge currents, more parasitic inductance needs more input capacitance.

Ultra-low-ESR capacitors (>100mF, ESR<300mW) is recommended for the input capacitor.

4. Feedback Network

The following figure shows the feedback network between V_{OUT} GND and FB pins. Working with the internal error amplifier, the feedback network can provide proper frequency response for the UTC **LXXLD10**.



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.